


# COMBINATIONAL CIRCUITS I

(Adders, Decoders, Multiplexers)

**CC** are circuits *without* memory where the outputs are obtained from the inputs only. A  $n$ -input  $m$ -output combinational circuit is of the form



where,  $o_i = f(i_1, \dots, i_n)$ ,  $1 \leq i \leq m$ .

- Half/Full adder/subtractor
- Binary ripple adder/subtractor
- Look-ahead carry adder
- Code converter, Encoder/Decoder
- Magnitude comparator
- Multiplexer/Demultiplexer
- Read-only memory
- Programmable logic array
- Programmable array logic
- Arithmetic logic unit


# ADDERS AND SUBTRACTORS

**Half Adder** Adds 2 bits and outputs carry and sum

$x$	$y$	$c$	$s$
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$c =$

→



$s =$

**Full Adder** Adds previous carry and 2 bits and outputs new carry and sum

$x$	$y$	$z$	$c$	$s$
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

→

**K-map for  $c$**


$x \backslash yz$	00	01	11	10
0			1	
1		1	1	1

$c =$

**K-map for  $s$**


$x \backslash yz$	00	01	11	10
0		1		1
1	1		1	

$s =$



# Binary Ripple Carry Adder

Adds 2  $n$ -bit numbers and outputs carry-out and sum



$n$  FAs are connected in cascade

Input carry of  $FA_i =$  output carry of  $FA_{i-1}$

Simple, easy and *cheap* design

Reusable


*Very slow*

Can you design a faster  $n$ -bit adder circuit?


Can you design a smaller  $n$ -bit adder circuit?

# Carry Lookahead Adder

Faster than BRCA but more complex  
 FA = Partial Full Adder + Ripple Carry Path



So for a 4-bit BRCA we have 8 gate delays in the RCP



A solution to BRCA problem is to replace the RCP by a two-level circuit (2 gate delays)

**How:** Each  $C_i$  is a function of  $G_{i-1}$ ,  $P_{i-1}$  and  $C_{i-1}$ , that is  $C_i = f(G_{i-1}, P_{i-1}, C_{i-1}) = G_{i-1} + P_{i-1}C_{i-1}$ . Generate a SOP expression for each  $C_i$  and obtain its two-level circuit implementation.

## Carry Lookahead Adder (continued)

$$C_i = G_{i-1} + P_{i-1}C_{i-1} \text{ for } 1 \leq i \leq n$$

$$C_1 = G_0 + P_0C_0$$

$$\begin{aligned} C_2 &= G_1 + P_1C_1 \\ &= G_1 + P_1(G_0 + P_0C_0) \\ &= G_1 + P_1G_0 + P_1P_0C_0 \end{aligned}$$

$$\begin{aligned} C_3 &= G_2 + P_2C_2 \\ &= G_2 + P_2(G_1 + P_1G_0 + P_1P_0C_0) \\ &= G_2 + P_2G_1 + P_2P_1G_0 + P_2P_1P_0C_0 \end{aligned}$$


$$\begin{aligned} C_4 &= G_3 + P_3C_3 \\ &= G_3 + P_3(G_2 + P_2G_1 + P_2P_1G_0 + P_2P_1P_0C_0) \\ &= G_3 + P_3G_2 + P_3P_2G_1 + P_3P_2P_1G_0 \\ &\quad + P_3P_2P_1P_0C_0 \\ &= G_{0\dots3} + P_{0\dots3}C_0 \end{aligned}$$

$$G_{0\dots3} = G_3 + P_3G_2 + P_3P_2G_1 + P_3P_2P_1G_0$$

$$P_{0\dots3} = P_3P_2P_1P_0$$


- $P_i$  = Propagate function: propagate a carry from position  $i$  to  $i + 1$
- $G_i$  = Generate function: generate a carry in position  $i$
- $P_{0\dots3}$  = Group propagate function
- $G_{0\dots3}$  = Group generate function

# Four-Bit Carry Lookahead Circuit



# Four-Bit Carry Lookahead Adder (continued)

## 4-bit FAs with carry lookahead circuit



More expensive than RCP but much more faster

4-bit CLAs can be used to implement circuits for adding 8, 12, 16, ...,  $4n$ -bit numbers

## Subtractors

Half Subtractor, Full Subtractor, Binary Ripple Borrow Subtractor and Borrow Lookahead Subtractor can be defined in the same way as done for the adders. Instead of *carry* and *sum* we have *borrow* and *difference*, and different truth table and circuits

**Exercise to submit in next lab** Define and implement a Half Subtractor, a Full Subtractor and a Binary Ripple Borrow Subtractor. You'll have a bonus if you implement a Borrow Lookahead Subtractor.

**Note: it'll be marked**


Do we really need subtractor circuits?

If not then how can we implement subtraction operation?

**Hint:** Remember the relationship between binary addition and binary subtraction operations



## Adder-Subtractor Circuit



Circuit is a

**Adder** When  $S = 0$ :

$$A + B$$

**Subtractor** When  $S = 1$ :

$$A + (2CF \text{ of } B) = A - B$$